Abstract-Much effort in register transfer level (RTL) design has been devoted to developing "push-button" types of tools. However, given the highly complex nature, and lack of control on RTL design, push-button type synthesis is not accepted by many designers. Interactive design with assistance of algorithms and tools can be more effective if it provides control to the steps of synthesis. In this paper, we propose an interactive RTL design environment which enables designers to control the design steps and to integrate hardware components into a system. Our design environment is targeting a generic RTL processor architecture and supporting pipelining, multicycling, and chaining. Tasks in the RTL design process include clock definition, component allocation, scheduling, binding, and validation. In our interactive environment, the user can control the design process at every stage, observe the effects of design decisions, and manually override synthesis decisions at will. We present a set of experimental results that demonstrate the benefits of our approach. Our combination of automated tools and interactive control by the designer results in quickly generated RTL designs with better performance than fully-automatic results, comparable to fully manually optimized designs.
An Interactive Design Environment for C-Based
High-Level Synthesis of RTL Processors I. INTRODUCTION W ITH ever increasing complexity and time-to-market pressures in the design of embedded systems, designers have moved the design to higher levels of abstraction in order to increase productivity. Ideally, the design process starts at the system level. However, each design must be refined through various design processes and implemented, eventually, at the lower levels. The task of register transfer level (RTL) design has been recognized as one of the major system design steps [1] , [2] .
Many years of research in RTL synthesis have been dedicated to the development of automatic synthesis tools. In these systems, designs are obtained with minimal user interaction. Typically, the only means of controlling the output of such systems is via cumbersome constraints expressed in terms of clocking, area, and timing.
Automating RTL synthesis is a very complicated issue. It is well known that the majority of synthesis tasks are NP-com- plete problems. Hence, the design time becomes large, the results are suboptimal, or resulting designs cannot satisfy the performance or area demands of real-world constraints.
To develop a feasible approach for RTL synthesis, we have substituted the goal of a completely automated, "push-button" synthesis system with one that allows to maximally utilize the human designer's insights. This approach is called interactive synthesis methodology. In this approach, the designer can control the design process at every stage, observe the effects of design decisions, and manually override synthesis decisions at will. This is facilitated through a convenient graphical user interface (GUI).
The main contribution of this paper is to provide a design environment that supports interactivity of the design process. Due to the complexity of the design space, keeping the designer in the loop at every step is necessary to achieve required productivity and quality of results. This allows us to leverage human experience while automating tedious and error-prone parts of the process. We have divided the design process into a set of necessary steps and we provide a corresponding flow and tool set. An intuitive interface together with analysis and estimation tools for designer feedback provide both controllability and observability of the design at every step of the process, lacking in existing high-level synthesis solutions.
Hardware description languages (HDLs) such as Verilog HDL and VHDL are most commonly used as input to RTL design. However, system designers often write models using programming languages such as C/C++ to estimate the system performance, to verify the functional correctness of the design, and even to refine the design into an implementation [3] - [5] . C/C++ offers fast simulation as well as a vast amount of legacy code and libraries which facilitate the task of system modeling. To implement parts of the design modeled in C/C++ in hardware using synthesis tools, designers must then manually translate these parts into a synthesizable subset of an HDL. This process is well known for being both time consuming and error prone, but can be eliminated completely. The use of C-based languages to describe both hardware and software will accelerate the design process and facilitate the software/hardware migration. Hardware synthesis tools from C/C++ can then be used to map the C/C++ models into logic netlists.
The rest of this paper is organized as follows. Section II shows related work and Section III introduces our RTL design environment and the program flow of the proposed RTL synthesis tool. In Section V, we will go over our design methodology with a simple example. Section VI shows the experimental results. Section VII concludes this paper with a brief summary.
II. RELATED WORK RTL design and behavioral synthesis [a.k.a., high-level synthesis (HLS)], have been studied for more than a decade now [1] , [2] , [6] . In recent years, a few projects have been looking at means to use C/C++ as an input to current design flows [3] - [5] . Constructs are added to model coarse-grain parallelism, communication, and data types. These constructs can either be defined as new syntactic constructs, hence creating a new language [3] . They can also be implemented as part of a C++ class library [4] . In order to facilitate the mapping of C/C++ models into hardware, several tools exist that automatically translate C/C++ based descriptions into HDL either at the behavioral level or the RTL [5] , [7] .
Many automatic synthesis tools (a.k.a., push-button synthesis) have been developed, including HYPER [8] , Olympus [7] , OSCAR [9] , SPARK [10] , Synopsys Behavioral Compiler [11] , Mentor Catapult-C [12] , Forte Cynthesizer [13] , and Cyber [5] . However, these tools provide no means to access the intermediate design models that are created during the synthesis process and thus to change or influence decisions by the designer. The only models accessible to the designer are the behavioral input model, the structural output model, and design constraints of the design.
Some interactive synthesis approaches [14] , [15] address the importance of user-interaction with synthesis system. However, they have a fixed design flow, that is, the designer has to perform a sequence of synthesis tasks in a predefined order. Furthermore, a cycle-accurate simulation model with complex components is not available for the intermediate stages.
Accellera [16] defines modeling semantics for simulatable and synthesizable intermediate models at different stages in the synthesis process. Description of partial design decisions are possible as well. However, multi-cycle and pipelined functional units are not supported [17] .
III. RTL DESIGN ENVIRONMENT
In this section, we will describe our RTL design environment integrated in a system-level design flow. The environment provides synthesis, refinement, and exploration for RTL design as shown in Fig. 1 . It includes a GUI and a set of tools to automate the design flow and perform refinement steps. In our flow, designers or algorithms of automatic tools can make decisions such as clock period selection, allocation, scheduling, and binding. The GUI allows designers to input and change such design decisions. It also enables the designer to observe the effects of the decisions and to manually override the decisions at will. Furthermore, the designers can make partial decisions and then run automatic tools to take care of the rest of the decisions.
During preprocessing, the behavioral description of custom hardware in C/C++ will be refined into a super finite state machine with data (FSMD) model where each state is a basic block of the original description. Also, some presynthesis optimization techniques including constant propagation, dead code elimination, and common subexpression elimination are integrated. The generated FSMD will be the input model of the RTL synthesis.
A performance analysis tool is used to obtain characteristics of the initial design such as the number of operations, variables, and data transfers in each state, which serves as the basis for RTL design exploration. It also produces estimated quality metrics for RTL design such as the delay and power of each state and area of the design to help designer to make decisions on clock selection, allocation, scheduling, and binding.
Based on designer's decisions, the refinement tool will then automatically transform the super FSMD into a cycle-accurate FSMD description representing and implementing the designer decisions. Using the performance analysis tool, detailed quality metrics of the RTL design can be obtained from this model. With these quality metrics, designers can observe the effect of design decisions made and check whether or not design constraints are satisfied. In an iterative process, designers can then go back and change design decisions, rerun refinement, and obtain new metrics until constraints are met.
Finally, once a satisfying solution has been obtained, a final structural RTL model is produced by a netlist mapper, ready to feed into traditional design tools for logic synthesis.
A. Input Model
The input model of our RTL design is the bus functional model of the custom hardware PE as illustrated in Fig. 2 . Such a model can be generated by system-level design tools [18] , [19] . In this model, a hierarchy of sequential behavioral blocks inside the hardware PE describes its functionality. The hardware unit communicates through system busses with other PEs. The communication functionality is implemented by a protocol channel adapter, as shown in Fig. 2 . The protocol channel adapter defines the timing-accurate implementation of each transaction over the system busses. It contains read/write function calls, which will be refined down to their RTL description. Fig. 3 [20] illustrates the four major models encountered in our RTL design flow. The design flow starts with a behavioral specification in the form of program code, as shown in Fig. 3(a) . The behavioral model specifies the functionality of the intended design. This model is written as one process (a single thread of control) and usually contains no timing information.
B. RTL Models
As a first step towards implementation, the control flow in the design is then extracted and expressed in form of explicit state transitions, leading to the second model, a super-state finite-state machine with data (SFSMD), as shown in Fig. 3(b) . Each node in the graph typically corresponds to one basic block in the previous model. As before, this model is written as a single untimed process.
Next, the core tasks of behavioral synthesis are performed, namely scheduling, allocation, and binding. During these tasks, RTL components and detailed timing are introduced in the model. Typically, an FSMD model is used to represent the design, as shown in Fig. 3(c) . The previous super-states are now scheduled into actual clock cycles and represented by separate states. Thus, the FSMD model should now be clock cycle accurate and will exhibit the actual timing of the design when simulated. We model an RTL design as an FSMD [16] , which is an finitestate machine (FSM) model with assignment statements added to each state. The FSMD can completely specify the behavior of an arbitrary RTL design. The variables and functions in the FSMD may have different interpretations which in turn defines several different styles of RTL semantics [16] , [20] .
At the end of the RTL design flow, a netlist generator creates a structural model of the design, as shown in Fig. 3(d) . In this structural model, the control unit drives a separate datapath consisting of registers, busses, and ALUs. All units in the design are connected by explicit wires and execute concurrently in separate processes. Due to the explicit concurrency and the exposed connectivity, a structural model is usually very complex and difficult to understand, maintain, and debug. Moreover, because of the many threads of control in the model, simulation is typically very slow.
C. Target Processor Architecture
Our target RTL processor architecture is shown in Fig. 4 . It consists of a controller, a datapath, and an interface controller. The datapath consists of storage units such as registers, register files, and memories, and combinatorial units such as ALUs, multipliers, shifters, and comparators. These units and the input and output ports are connected by busses. During each state, the datapath takes the operands from storage units or input ports, performs the computation in the combinatorial units, and returns the results to storage units or output ports. The controller has a set of datapath control signals, status signals, and external signals. The datapath control signals select the operation for each components in the datapath. The status signals indicate when a particular value in the datapath is computed or when a particular relation between two data values stored in the datapath is satisfied. The external signals represent conditions in the external environment on which the model must respond, or signal to the environment that the model has reached a certain state or finished a particular computation.
In addition, the interface controller takes care of reading and writing data over the system bus. It is a state machine that drives and samples the actual bus wires according to the timing diagrams and constraints defined by the bus protocol. In our environment, the protocol implementation is taken out of the database and inserted as an interface to the RTL component. The main FSM controller then generates the control signals for the interface controller to perform bus transactions and read/write data from/to storage units in the datapath.
Each RTL processor follows this general architecture, although two RTL processors may differ in the number and type of control units and datapaths, the number of components and connections in the datapath, the number of states in the control unit, and the number and type of I/O ports.
An RTL processor may also be pipelined in several different ways: control pipelining, datapath pipelining, and unit pipelining.
1) Control Pipelining: Control can be pipelined by inserting latches or registers on control signals and/or status signals.
Control registers are usually inserted in the last implementation stage, while a status register is frequently used from the beginning. However, the status register introduces at least one state delay in the control flow. In other words, the condition evaluation must be performed one state before it is used, since it is loaded into the status register in one state and used in the next. Similarly, the control register introduces one state delay in driving the datapath. 2) Datapath Pipelining: The datapath can be pipelined by inserting latches or registers on selected connections, such as before or after functional units. With datapath pipelining, the result of register transfers can be used only states later, where is the number of datapath stages. 3) Function Unit Pipelining: Each functional unit can be pipelined by dividing it into several stages and inserting latches between the stages. In the case of pipelined units, the result of the operation can be used only states later, where is the number of the latches in the functional unit.
IV. RTL DESIGN
As shown in Fig. 1 , we have three inputs to the RTL design tasks. The first input is the HW component's bus-functional description in a system level design language. The second input is an RTL component library that consists of a variety of RTL components including functional units, storage units, and busses. The final input is a set of synthesis decisions such as clock period, allocation, scheduling, and binding that define the RTL refinement task which will then be executed by the tool.
A. Preprocessing
In our interactive design environment, we attach the design decisions to the behavioral description of custom hardware in C/C++. We choose a three-address code representation to display the design and input the design decisions in our GUI. In addition, during the preprocessing step, the behavioral description of custom hardware is transformed to a SFSMD model. In the SFSMD, each state is a basic block of the original description where each state contains the basic block's data flow graph of operations in three-address form. In order to represent the SFSMD of the design, we have introduced a specific construct in SpecC [21] . Also, we introduced two constructs and to represent pipelined and multicycle operations, respectively [20] .
During the preprocessing step, some presynthesis optimization techniques including constant propagation, dead code elimination, and common subexpression elimination are also integrated.
B. RTL Component Library
The RTL component library [22] contains models of RTL units such as functional units, storage units, local busses, and protocol interface controllers for system interfaces. RTL units are also described in C/C++ or HDL form (Verilog/VHDL) for RTL netlist generation. RTL units will be used for RTL component allocation and the generation of the final RTL netlist.
Components generally have attributes and parameters. Component attributes describe characteristics or metrics for a component such as area, delay, cost, power, and so on. Attributes of a components are stored as an annotation attached to the component. All components in the RTL library can be parameterizable in bit width, size, etc. For a parameterized component, the designer selects values for each of the component's parameters during allocation. The value of attributes is also adjusted according to the selected parameters.
Generally, functional units can be pipelined, multicycled, and chained. Also, storage units can be pipelined or multi-cycled in our target architecture. The storage units can be composed of registers, register files, and memories with different latency and pipeline schemes.
C. Synthesis Decisions
Our refinement engine works on directions called the RTL synthesis decisions. The synthesis process can either be automated or interactive as per the designer's choice. However, the decisions must be provided to the refinement engine using a specific format. For the purpose of our implementation, we annotated the input model with the set of synthesis decisions. The refinement tool then detects and parses these annotations to perform the requisite model transformations. Based on these decisions, the refinement engine imports the required RTL components from the RTL component library and generates the cycleaccurate FSMD.
The synthesis decisions adjustable by the designer are the clock period, the component allocation (number and type of components), scheduling (control step for each operation) and binding (the functional unit for each operation, the source and target storage units for variables, and the used busses can be selected).
1) GUI for Interactive Decision-Making:
The decisions can be made by designers interactively through GUIs and/or be made through automatic algorithms. The GUIs for interactive decision-making allows designers to 1) specify decisions; 2) override the decisions which are already made; or 3) partially assign decisions and automatic algorithms will fill in the rest of the assignments.
In order to help designers to make synthesis decisions interactively, we provide an allocation window and a scheduling & binding window. In the allocation window, as shown in Fig. 5 , the designer can see all RTL components in the RTL component library, select them, and set the parameters such as bit width, memory size, and so on [22] .
The scheduling & binding window displays the SFSMD in state-operations table format which contains a series of states, each state containing a set of operations to be performed in the state, as shown in Fig. 6 . The state-operations table displays the behavior of a design and all design decisions made in graphical format. The designer can modify all design decisions at any time in the design process in the state-operations table. In the table, State is the current state and NS is next state. CS is the control step of the expression which is relative to the start time of the state.
While not shown in Fig. 6 , the table also shows statistics such as the lifetimes of all variables, occurrences of operations, the number of data transfers, and the critical path in a number of operations in each state. It also shows the as soon as possible (ASAP) and as late as possible (ALAP) control step for each expression in each state.
All expressions are scheduled at specified control steps in the scheduling view, which will be assigned to CS in the state-operations table. All operations are bound to functional units and their ports, which will be specified in the oper column. Also, all operand variables (destination, source1, source2) are mapped to storage units, read/write ports of the storage unit, and busses in the binding view. If the variables are mapped to memory, then the base address needs to be specified as well.
2) Automatic Decisions: Our design environment provides well-known scheduling and binding algorithms such as ASAP and ALAP, and list scheduling and register binding algorithms. It also provides the user with an interface to plug-in custom design decision algorithms. Algorithms take preassigned decisions together with estimates and fill in all remaining decisions. Often, efficient results are obtained when some critical decisions on scheduling and binding are partially made by the user and the rest of the decisions are made by the automatic plug-ins. After the algorithm has been run, the user can view and edit/override decisions made by the algorithm at will by use of the scheduling and binding windows.
D. RTL Refinement
RTL refinement generates different styles of RTL models following the Accellera [16] semantics.
During the refinement, each state in the SFSMD will be split down to several states depending on scheduling decisions. Variables and operations are replaced with storage units and functional units in the FSMD. The resulting FSMD model is then a cycle-accurate representation of the design.
During the netlist generation, the FSMD will be refined down to the structural RTL description of the design. In this step, storage and functional units are connected to busses in the datapath, and the signals to control the units in the datapath are introduced in the model [compare Fig. 3(d) ].
E. Performance Analysis
Several synthesis metrics are implemented to help the designer or algorithms in deciding how to select the allocation and partition an SFSMD description into control steps. Two important metrics of design cost are operator occurrences and variable lifetimes. Operator occurrence metrics show the number of operations of each type used in each state. The maximum number of occurrences of a certain operator type over all states determines the required minimum number of functional units to perform that type of operation. Variable lifetime metrics identify states in which a variable holds a useful value. The maximum number of variables with overlapped lifetimes over all states determines the required minimum number of storage units.
After allocation, performance estimation calculates the delay and power consumption of each state and the area of the design within seconds. The designers can observe the effects of the decisions made and check whether or not design constraints are met.
V. RTL SYNTHESIS EXAMPLE
To illustrate the application of our methodology, we will walk through a simple design which computes the square-root approximation (SRA) [23] of two signed integers, and by the following formula:
where and . As shown in Fig. 7(a) , this design has two input ports in1 and in2, which are used to read integers and , and one output port result. The design reads the input ports and starts the computation whenever the input control signal start becomes equal to 1. After the computation is done, it makes the result available through the result port for one clock cycle. At the same time, it sets the control signal done to 1 in order to signal the environment that the data at the result port is valid.
A. Preprocessing
The first step for our methodology is to generate an SFSMD from the hardware part of the bus functional model. This step is done by an automatic tool which performs control/data flow analysis and splits C/C++ behavioral code into states based on basic blocks. The generated SFSMD model in state-operations form is shown in Fig. 7(b) . Also shown in Fig. 7(b) are the quality metrics, number of operators (# op), number of live variables (# live), and state delay (delay).
B. Synthesis Decisions
The total execution time of a design can be defined as the product of the clock period used in the design and the maximum number of clock cycles. Hence, to optimize the performance of a design, it is important to select the clock period wisely, as well as to minimize the number of clock cycles [15] . Table I shows the component library that we use to implement our design. From the number of operators metric shown in Fig. 8 . SRA design after list scheduling. Fig. 7(b) , it is obvious that the current schedule requires at least two components 1 for the computation of an absolute value, two components for the computation of the minima, maxima, and so on.
shows the number of live variables at the end of each state, which is the minimum required number of storage units.
In total, unit area is estimated to be 4627 gates, which is the sum of the areas of all the required components including three I/O registers for variables , , and . At the same time, the state delay metric shows that the longest state delay is 67.5 ns. The total execution time would be 202.5 ns. After applying a list scheduling algorithm with resource constraints (four registers and four busses), the design needs nine cycles to execute, as shown in Fig. 8 . The longest state delay is now 17.3 ns because multiplexers are introduced at the write port of the registers. The total execution time will be 155.7 ns. According to this result, the scheduling reduces the total execution time significantly. However, we have to introduce four registers for all variables in different states, which results in an increase of the area by one register and four multiplexers at the write port of four registers, a total of gates (936).
In order to reduce the area of the design, we can manually remove a unit to perform two max operations in state X0 and state X5 using a single remaining block. 2 However, we have to introduce multiplexers at the input ports of the unit, and accept the additional delay of the multiplexers (1.8 ns) . The longest state delay is then 19.1 ns. Consequently, the area of the design reduces by 328 for the unit, but increases by 151 for the multiplexer. In total, the area is now estimated to 5386.
As highlighted in Fig. 8 , state and are split because the resource constraint list scheduling algorithm, which we implemented, does not check whether reading of two variables ( , ) can share the same busses. However, the two states can now be manually scheduled at the same control step, as shown in Fig. 9 . Fig. 9 . SRA design after user decision. Both post-optimization changes (to remove functional units and to merge states) were applied manually after running the list scheduling algorithm. Additionally, we optimized the required multiplexers by reassigning the connectivity manually. The resulting structural RTL representation is shown in Fig. 10 . The maximum state delay of the design is 19.7 ns because multiplexers are removed at the input ports of the unit and tri-state buffers are introduced between the output ports of registers and functional units and the buses. The synthesis result for the example is shown in the first row of Table III . The total area of the design is 6798 where the area of the controller is included.
VI. EXPERIMENTAL RESULTS
We have implemented our interactive RTL synthesis approach in C++ (algorithms, data structure) and Python (GUI). Fig. 11 shows the GUI for allocation to select the number of RTL components for the design. It shows various categories for the RTL components listed in the leftmost column, and the functional units and their parameters in the right-most column. The designer can browse the RTL components and select them and set parameters in the GUI. Fig. 12 shows the GUI for scheduling and binding, which allows to set the control step of each operation and to map operations to functional units, variables to storage units, and connections to busses. The left-most columns in this GUI show the states and performance estimation (the number of operations, live variables, data transfers, delay, and power) for each state. The right-most columns show the behavior of the selected state in three-address form. The designer can specify the control step in the column, and select binding information for each variable and operation through pull-down menus as shown in Fig. 12 .
In order to evaluate the feasibility and benefits of our approach, we applied our RTL design environment to a variety of RTL design examples. As a first step, we used a set of simple, well-known examples that are part of a typical high-level synthesis benchmark suite. Benchmarks we used include square root approximation (sra), greatest common divisor (GCD), and differential equation solver (DIFFEQ).
In addition, we applied our approach to a set of realistic, industrial-strength examples including different types of discrete cosine transformation (DCT) implementations: DCT (2-D DCT with matrix multiplication), ChenDct (2-D DCT implementing Chen algorithm [24] ), MP3Dct (1-D DCT for MP3 Codec [25] ), and MP3ImDct (1-D ImDCT for MP3 Codec [25] ). Finally, the Codebook example is a design of a complete codebook search block that is part of a GSM Vocoder [26] . The GSM vocoder implements a standard for mobile communication employed worldwide for cellular phone networks. As such, our input model was based on the bit-exact reference implementation of the ETSI standard in ANSI C. For , , , , and , we used a simple handshake protocol to receive input data and send output data. The protocol is synthesized automatically. For the system interfaces of and , we implemented a simple bus interface protocol with address and data busses in the RTL database. Our tool inserts its implementation in the datapath and generates corresponding control words in the controller. Table II lists the characteristics of the examples in terms of the number of operations in the input description (which is indicative of the data complexity of the design) and the number of basic blocks (indicative of its control complexity). Also, the types and quantities of each resource allocated to schedule and bind each design are given in Table II . The resources indicated in this table are shown as follows.
ALU
Arithmetic/logic unit used for arithmetic and logic ( , , &, , , and ) or saturated arithmetic operations (in example).
ADD Addition .
SUB

Subtraction .
ASU Both addition and subtraction combined. SHIFT Left/right shift operation ( , ).
MULT
.
REG is a register with one read port and one write port, and RF is a register file with two read ports and one write port. MEM and RAM have one read port and one write port, and the ROM has one read port. The number in parenthesis indicate the sizes of register files and memories.
For our experiments, we implemented a heuristic based on a list scheduling algorithm [27] which performs scheduling and binding at the same time ( in Table III ). The heuristic considers the allocation of units and the number of ports of allocated units and busses. After applying the heuristic algorithm, we applied some manual optimization techniques to improve the performance of designs using our RTL design environment ( in Table III ). Finally, shows the examples manually implemented by designers. and were manually implemented to apply control pipelining by inserting pipeline registers on the output logic of the controller. This minimizes the clock period by reducing the delay from the output of output logic of the controller to its datapath. In addition, all control words were stored in program ROM. For both examples, we were able to achieve similar results by manually applying the same optimizations in our tool at the output of the heuristic algorithm. For , the manual design inserts registers at the outputs of functional units to reduce the clock period and to implement data forwarding from the output of a functional unit to the input of other functions units [28] . In addition, special counters are introduced to calculate the index of arrays in the TABLE II  CHARACTERISTICS OF SYNTHESIS EXAMPLES   TABLE III  SYNTHESIS RESULT memory (inside loops), which are accessed by row and column by two indices. In contrast, when running the example through our tool, we manually optimized critical hot spots in the output of the heuristic algorithm to reduce and merge states by sharing busses and ports.
We present the logic synthesis result obtained after synthesizing the RTL Verilog description generated by our Netlist mapper. Verilog output code was synthesized using the Synopsys Design Compiler logic synthesis tool. The synthesis library is used for technology mapping, and components are allocated from the Synopsys DesignWare Foundation library.
The logic synthesis results are presented in terms of three metrics: the unit area (in terms of synthesis library used), the number of states ( ) in the FSM controller, the critical path length (clock period, in nanoseconds) and the number of clock cycles ( ) to execute the design. The critical path length is the length of the longest combinational path in the netlist as reported by the static timing analysis tool, and it dictates the clock period of the design.
The speedup ( ) of a design by and is defined as follows:
where is either or . For all experiments, the performace of the design using only the heuristic algorithm is the worst among all three implementations. After manually modifying the scheduling and binding result, the designs get about 30% improvement (40% degradation against manual design), especially in terms of clock cycles. This shows that even with some simple, straightforward post-synthesis modifications, results can be improved significantly. In some cases (MP3DCT and MP3IMDCT), applying our simple manual optimizations can even lead to results that come close to the fully manual implementations by human designers.
VII. SUMMARY AND CONCLUSION
In this paper, we proposed an interactive C-based RTL design environment targeting a generic RTL processor architecture. The environment is interactive and allows the designer to graphically view and edit allocation, scheduling and binding decisions. Automatic refinement tools take the decisions and implement them by generating corresponding output models at a variety of levels down to final synthesizable RTL code.
The environment supports automatic decision making through a plug-in mechanism. Users can select from a set of decision making algorithms to apply to all or parts of their design. Critical parts of the design, on the other hand, can be manually preassigned or post-optimized. Our environment is extensible in that new algorithms can be plugged in at any time, providing the designer with a synthesis tool box to choose from.
Both algorithms or designers can rely on a set of estimates to aid them in their decision making process. The environment includes profiling and analysis tools that return feedback about a variety of metrics like delay, power, variable lifetimes, or operator counts.
In summary, our environment provides a combination of automation and interactivity. In fact, the main contribution of our work is the interactivity of the synthesis process. Our environment takes full advantage of the designers' insight by allowing them to enter, modify or override all decisions at will. On the other hand, tedious and error prone tasks of code generation are automated. In addition, synthesis algorithms can be selectively applied to automatically implement or preassign noncritical parts of the design.
Results have shown the benefits of our approach. In all cases, including several industrial-strength examples, significant improvements could be obtained through simple interactive postoptimizations of synthesis algorithm outputs. As opposed to push-button solutions, this proves the need for keeping the designer in the loop in order to leverage human insights for efficient design space exploration.
